


Thank you for the introduction. Thanks to emBO for the opportunity to talk here.



My name is Niklas.

- I started studying Computer Science some time ago.
- I began building autonomous robots in 2010.
- We created a C++ library which is known as <u>modm.io</u>, a C++23 library generator that supports several thousand Cortex-M devices.
- I then started at ARM working on Cortex-M sandboxing, before returning to the university to study for my masters degree.
- There, I worked on a digital modular signalling system for railways.
- I'm currently working at Auterion on the open-source PX4 Autopilot.

modm is a C++23 embedded library generator.


- The core of modm is a code generator written in Python called Ibuild.
- It queries a database of device data and formats the results into C++23 code.
- The HAL is highly modular and configurable and it allows a very small maintainer team to support thousands of microcontrollers.


###


- Today we'll talk about the database part of this construct.



• Supports 3034 STM32, 416 SAM, 388 AVR, and RP2040.








Microcontroller hardware is quite complex nowadays.

Here is a STM32H7 with its many internal busses.

You can see distributed memories in yellow, you can see lots of peripherals, and many DMA engines.

Everything also needs to be externally connected via the pins.

That's a lot of hardware to abstract.




The HAL is actually part of the hardware-dependent software and there's a lot of it.

###

It's also operating systems, external sensors, communication protocols, and bootloaders.


So it's a fairly large topic, not just about microcontrollers itself.



So the idea is to parse every data source I can find and merge it into a single database.

Then I can share this among all my embedded friends: Zephyr, modm and embassy.

And then I would benefit from any of their improvements to the database as well.



STM32_open_pin_data contains all packages, pinouts, memories

</Pin>

<Signal Name="COMP5_INP"/>

<Signal Name="OPAMP3_VINP"/> <Signal Name="OPAMP3_VINP_SEC"/>

<Signal Name="OPAMP4_VINP"/> <Signal Name="OPAMP4_VINP_SEC"/>

<Signal Name="I2S2_CK"/>

<Signal Name="SPI2_SCK"/> <Signal Name="TIM1_CH1N"/> <Signal Name="TSC_G6_I03"/>

<Signal Name="USART3_CTS"/> <Signal IOModes="Analog,EVENTOUT,EXTI"

XPath Queries are your friends!

Configuration Tools: CubeMX

Reset_State ADC3_IN5 COMP5_INP I252_CK OPAMP3_VINP OPAMP3_VINP_SE OPAMP4_VINP OPAMP4_VINP_SE

VDO VSS VSS PB6 PB6 PB6 PB6 PB4

785 787 789 781 781 781 781 781 781 781

PC13 PC14-.. And I decided to make this an open-source project on GitHub. It's split into individual pipelines, where each data source is converted eventually into Python.

###


Let's first focus on the trivially machine-readable data sources.

The most well known is the CubeMX GUI application, which allows you to configure the pin functions of the STM32.

This is actually backed by a XML database that STMicro actually publishes on GitHub with a BSD licence.

It contains the entire catalog of STM32 ever made, their package, their pinout, and all alternate functions.


It's undocumented but you can get very far with simple XPath queries. Many people already use this, including Zephyr, embassy and KiCad to generate HALs and footprints!



However, the CubeMX database also contains a fully annotated graph of the entire STM32 clock tree.

###

A typical configuration is to have an external clock source fed into the PLL, which then increases the clock frequency and feeds it into the system clock, from which most peripherals are powered.




We can also render this clock graph as graphviz graph, and you can see that it contains all frequency limitations that are used to solve the problems of the clock tree in CubeMX.

Here we can follow the same configuration: external clock source gets fed into the PLL and comes out into the system clock.

But now there is a lot more detail visible.

You can also see that this is not really a tree, it's really a graph.

You can find more of these rendered clock graphs on my homepage.




So that was the easy part, let's now focus on more difficult data sources: source code.

Parsing CMSIS Header Files and converting them back to CMSIS-SVD


1. Parse peripheral structs to reconstruct register order and offset.

- 2. Resolve numeric values of macros to reconstruct bit field order and offset.
- 3. Connect TypeDef instantiation (=peripheral) with macros via name matching



We can convert the CMSIS header files back into a register map: We know the order and width of the registers from the typedef struct. We know the order and width of the bit fields from the macros. And we know the peripheral instance and address from the typedef cast.

This does not give us enumerations of any bit fields unfortunately, since they are simply not in the header files.



(RCC_CFGR_SW_1|RCC_CFGR_SW_0)

#define LL_RCC_SYS_CLKSOURCE_PLLR

#endif

For some of the bit field enumerations we need to parse the CubeHAL low-level header files.


Same procedure, we interpret the macros.

###

We can do a reverse lookup to see which macros use the register bit field definitions and then work backwards from that.

Annoying, but doable.


But does not give every bit field enumeration possible.



Now for the really hard stuff: parsing PDF datasheets.

PDFs are machine-renderable, but not machine-readable.


There's a lot of research out there on information extraction from PDFs, mostly relating to financial statements.



STMicro publishes a lot of PDFs: We are only looking at active components, microcontrollers, sensors, memories. And there are over 2600 PDFs available: ~15GB.

For one microcontroller, a lot of PDFs apply, here the STM32H7 family has 7 PDFs involved.

Nobody reads them all.




How can we access PDF data?

For text its relatively simple: each glyph is individually positioned on the page. There's no semantics for headings or lists or superscript. It's all just individually positions characters.

THERE IS NO NEED TO OCR PDFs!


Figures are a mix of vector graphics and text. There's no special indication that this is a figure, it must be detected.



A special case of a figure is a table, where the table cells are drawn in vector graphics and the text is placed inside that.

That's why if you just attempt to copy the text of the table into an editor, you usually get garbage.

Note the rotated text in the header, in which order is that copied? It's up to the PDF reader how to copy this text.



F	eatures	ll n						eatures
						ment: DS1		to be design and shall set an external d
•	Dynamic Efficiency Line with eBAM (enhanced Batch Acquisition Mode)		1				STM32F413xG	 Includes ST state-of-the-art patented technology
	 1.7 M to 3.6 M power supply 	16	MICEPE	LOTTING CALLED AND ADDRESS OF THE CALLED ADDRESS			Arm-Cortex-M4	· Dynamic Efficiency Line with eBAM (enhanced
	- 40 °C to 85/105/125 °C temperature range Core: Arm [®] 32 bit Cortex [®] M4 CPL with FPL		ALCOLOGIC OF P	LOFP-MCCOCOPYED COLORING COCOPYED		leading 3:	Features	Batch Acquisition Mode)
•	Core: Arm" 32-bit Cortex" M4 CPU with FPU, Adaptive real-time accelerator (ART		Up to 18	imers: up to twelve 16-bit limers, two	L	ist: •		 1.7 V to 3.6 V power supply
	Accelerator ¹⁴) allowing 0-wait state execution		32-bit tim	ers up to 100 MHz each with up to C/PWM or pulse counter and	11	Element:	Dvnamic	 -40 °C to 85/105/125 °C temperature range Core: Arm 32-bit Cortex-M4 CPU with FPU.
	from Flash memory, frequency up to 100 MHz, memory protection unit, 125 DMIPS/		cuadratu	e (incremental) encoder innut two		List	-	Adaptive real-time accelerator (ART
	1.25 DMIPS/MHz (Dhrystone 2.1), and DSP.		watchclog	timers (independent and window), ick timer, and a low-power timer		Flo	ment: 1.7 V to	Accelerator ^m) allowing 0-wait state execution
	instructions Memories						ment: -40 °C to	from flash memory, frequency up to 100 MHz, memory protection unit, 125 DMIPS/
•	 Up to 1.5 Movies of Flash memory 	11°	- Serial	wire debug (SWD) & JTAG				1.25 DMIPS/MHz (Directore 2.1), and DSP
	 320 Kbytes of SRAM 			[®] -M4 Embedded Trace Macrocell™			: Core Arm 32-bit	instructions • Memories
	 Flexible external static memory controller with up to 16-bit data bus: SRAM, PSRAM. 			VO ports with interrupt capability 109 fast VOs up to 100 MHz		_Element:	Memories	 Up to 1.5 Mbytes of flash memory
	NOR Flash memory			106 fast VOs up to 100 MHz 114 five V-tolerant VOs		List:	-	 320 Kbytes of SRAM
	 Dual mode Quad-SPI interface 			communication interfaces		Ele	ment: Up to 1.5	 Flexible external static memory controller with up to 16-bit data bus: SRAM, PSRAM
	LCD parallel interface, 8080/6800 modes		- Up to	4x PC interfaces (SMBus/PMBus)			ment: 320 Kbytes	NOR Flash memory
٠	Clock, reset and supply management		- Up to	10 UARTS: 4 USARTs / 6 UARTs 5 Mbit/s, 2 x 6 25 Mbit/s), ISO 7816			ment: Flexible	 Dual mode Quad-SPI interface 512 bytes of OTP memory
	 1.7 to 3.8 M application supply and Wos POR_PDR_PVD and BOR 		riteria	ps. LIN, IrDA, modern control)			ment: Dual mode	 J12 bytes of OTP memory LCD parallel interface, 8080/6800 modes
	 4-to-26 MHz crystal oscillator 		- Up to	5 SPVI2Ss (up to 50 Mbit/s, SPI or		LFIG	ement: Dual mode	· Clock, reset and supply management
	 Internal 16 MHz factory-trimmed RC 		full-cl.	dio protocol), out of which 2 muxed plex I2S interfaces		-:		 1.7 to 3.6 V application supply and I/Os POR, PDR, PVD and BOR
	 32 kHz oscillator for RTC with calibration Internal 32 kHz RC with calibration 			Interface (SD/MMC/eMMC)		73	General purpose	 4-to-26 MHz crystal oscillator
	Power consumption		 Actvar 	ced connectivity: USB 2.0 full-speed thost/OTG controller with PHY				 Internal 16 MHz factory-trimmed RC 32 kHz oscillator for RTC with calibration
	 Run: 112 uA/MHz (peripheral off) 			N (2.0B Active)		igure: om	itted	 Internal 32 kHz RC with calibration
	 Stop (Flash in Stop mode, fast wakeup) 		- 1xSA		- L	ist: •		 Power consumption Run: 112 a A/MHz (peripheral off)
	time): 42 µA Typ.; 80 µA max (025 °C - Stop (Flash in Deep power down mode)			lom number generator		_Element:	Up to 18 timers	 Stop (Flash in Stop mode, fast wakeup)
	slow wakeup time); 15 µA Typ.;	18	96-bit un	utation unit		_Element:	Debug mode	time): 42 µA Typ.; 80 µA max @25 °C
	46 µA max (\$25 °C - Standby without RTC: 1.1 µA Type:			second accuracy, hardware calenda		List:		 Stop (Flash in Deep power down mode, slow wakeup time); 15 a A Typ.;
	14.7 µA max at @65 °C	1		ges are ECOPACK [®] 2		Ele	ment: Serial	46 µ A max @25 *C
	 MEAT Supply for RTC: 1 µA @25 °C 	щĽ		able 1. Device summary			ment: Cortex-M4	 Standby without RTC: 1.1 µA Typ.: 14.7 µA max at 6885 °C
	2x12-bit DVA converters	hr	Reference	Patrambar	•	C FT6	mone. Corcex-M4	 V_{RAT} supply for RTC: 1 µA @25 °C
	1×12-bit, 2.4 MSPS ADC: up to 16 channels fix digital filters for sigma delta modulator.	۱L	Reference			-:		 2x12-bit D/A converters
	12x PDM interfaces with stereo microphone	1	THEFRENH	STMDFROMHSTMDFROMHSTMDFROMH GTMDFROMHSTMDFROMHSTMDFROMH		Flomont :	All packages	 1×12-bit, 2.4 MSPS ADC: up to 16 channels 6x dizital filters for sigma delta modulator.
	and sound source localization support	II.	THEFADAS	ETMOPHENCISTIKEPHEMESTIKEPHEME ETMOPHEMESTIKEPHEMESTIKEPHEME			Device summarv	12x PDM interfaces, with stereo microphone
ε.	General purpose DMA: 16-stream DMA	11 8	MATAUMS	STMSFIESKS STMSFIESZG	1	abre 2X3:	Device Summary	and sound source localization support

Here you can see the first page of a datasheet. We detect the double column layout manually, then convert each side. We need to simplify the problems, so first we

- Convert all 2D information into an abstract syntax tree.
- Then modify that AST to detect the hierarchy of the document and then normalize page breaks.
- Then format it as HTML.

If this sounds like a compiler, it's basically a PDF frontend, then a number of AST passes, then a HTML backend. And this actually works really well.

_								Table 10. ST	FM321	'413xG/H p	in definit	ion	
			Pin 1	Num	aber			Pin name					
UFQFPN48	LOFP64	WLCSP81	LOFP100	10111701	UFBGA100	UFBGA144	LQFP144	(function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	N	2 1	. 1	B2	A3	1	PE2	ıю	FT	(2)	TRACECLK, SPI4_SCK/I2S4_CK, SPI5_SCK/I2S5_CK, SAII_MCLK_A, QUADSPL_BKL_IO2, UARTI0_RX, FSMC_A23, EVENTOUT	-
	-	N	2		A1	A2	2	PE3	vо	FT	(2)	TRACED0, SAI1_SD_B, UART10_TX, FSMC_A19, EVENTOUT	-
-	-	N	2 3	• 1	B1	B2	3	PE4	١⁄٥	FT	(2)(3)	TRACED1, SPI4_NSS/I2S4_WS, SPI5_NSS/I2S5_WS, SAI1_SD_A, DFSDM1_DATIN3, FSMC_A20, EVENTOUT	
												TRACED2, TIM9_CH1, SPI4_MISO, SPI5_MISO.	

This is the result, for example the pin definition table in the datasheet. This is a pure HTML table with minimal CSS to look similiar to the PDF. All of the data is converted as is including line breaks.

Here is the alternate function table.

This is normally broken up across many pages, in the HTML its just one long table.

	_						Table 1	2. STM32F41	3xG/H altern	ate functions							
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AFII	AF12	AF13	AF14	AF15
1	Port	SYS_ AF	TIMI/2/ LPTIMI	TIM34/5	DFSDM2/ TIM8/9/10/11	12C1/2/3/ 12CFMP1	SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/12S4	SP12/12S2/ SP13/12S3/ SP14/12S4/ SP15/12S5/ DFSDM1/2	SP13/12S3/ SA11/ DFSDM2/ USART1/ USART2/ USART3	DFSDM1/ USART3/4/ 5/6/7/8/ CAN1	12C2/12C3/ 12CFMP1/ CAN1/2/ TIM12/13/14/ QUADSP1	SAII/ DFSDM1/ DFSDM2/ QUADSPI/ FSMC /OTG1_FS	UART4/ UART5/ UART9/ UART10 /CAN3	FSMC /SDIO		RNG	SYS_ AF
	PA0		TIM2_CH1/ TIM2_ ETR	TIM5_ CHI	TIM8_ETR				USART2_ CTS	UART4_ TX	-	-		-			EVENT OUT
	PA1		TIM2_CH2	TIM5_ CH2			SPI4_MOSI/I 2S4_SD	-	USART2_ RTS	UART4_ RX	QUADSPI_ BK1_IO3	-				÷	EVENT OUT
	PA2		TIM2_CH3	TIM5_ CH3	TIM9_CH1		I2S2_CKIN		USART2_ TX					FSMC_D4/ FSMC_DA4			EVENT OUT
	PA3		TIM2_CH4	TIM5_ CH4	TIM9_CH2		1282_MCK		USART2_ RX	-		SAI1_SD_B		FSMC_D5/ FSMC_DA5			EVENT OUT
	PA4			-			SPI1_NSS/I2 S1_WS	SPI3_NSS/I 2S3_WS	USART2_ CK	DFSDM1_ DATIN1				FSMC_D6/ FSMC_DA6			EVENT OUT
	PA5		TIM2_CH1/ TIM2_ ETR	-	TIM8_CH1N	-	SPI1_SCK/I2 S1_CK			DFSDM1_ CKIN1	-	-		FSMC_D7/ FSMC_DA7			EVENT OUT
	PA6		TIM1_ BKIN	TIM3_ CH1	TIM8_BKIN	-	SPI1_MISO	1282_MCK	DFSDM2_ CKIN1	-	TIM13_ CH1	QUADSPI_B K2_IO0		SDIO_ CMD			EVENT OUT
Port A	PA7		TIM1_ CH1N	TIM3_ CH2	TIM8_ CH1N		SPI1_MOSI/I 2S1_SD		DFSDM2_ DATIN1		TIM14_ CH1	QUADSPI_B K2_IO1					EVENT OUT
~	PA8	MCO_1	TIM1_CH1			I2C3_ SCL		DFSDM1_ CKOUT	USARTI_ CK	UART7_ RX		USB_FS_ SOF	CAN3_ RX	SDIO_ D1			EVENT OUT
	PA9		TIM1_CH2	-	DFSDM2_ CKIN3	I2C3_ SMBA	SP12_SCK/12 S2_CK		USARTI_ TX	-		USB_FS_ VBUS		SDIO_ D2			EVENT OUT
	PA 10		TIM1_CH3	-	DFSDM2_ DATIN3		SPI2_MOSI/I 2S2_SD	SPI5_MOSI/ 12S5_SD	USARTI_ RX	-		USB_FS_ ID					EVENT OUT
	PA11		TIM1_CH4		DFSDM2_ CKIN5		SPI2_NSS/I2 S2_WS	SPI4_MISO	USARTI_ CTS	USART6_ TX	CAN1_RX	USB_FS_ DM	UART4_ RX				EVENT OUT

		-	-	_	-	<u> </u>	Fabl	e 24	RC	L D	egisi	er n	nap	and	res	et va	uues	IOP	511	132	F41.	5/42	3	_	_	-	_	-	_		-	-	-
Addr. offset	Register name	31	30	29	28	72	26	25	54	23	22	21	20	19	18	17	16	15	14	13	12	Π	10	6	×	7	9	ŝ	4	3	7	-	•
0x00	RCC_ CR	Res.	Res.	Res.	Res.	PLL I2SRDY	PLL I2SON	PLLRDY	PLL ON	Res.	Rcs.	Res.	Rcs.	CSSON	HSEBYP	HSERDY	HSEON			HS	SICA	ICAL[7:0] HSI					ISIT	'RIN	1[4:0	9]	Res.	HSIRDY	NOISH
0x04	RCC_ PLLCFGR	Res.	PL	LR[:	2:0]	P	LLC	2[3:0)]	Res.	PLLSRC	Res.	Rcs.	Res.	Rcs.	DU DU DU TOU	[V.L]JJJJJ	Res.	PLLN[8:0]								P	LLN	4[5:	0]			
0x08	RCC_ CFGR	MCORTINI			MCO2PRE[2:0]			MC01PRE[2:0]		Res.	MCOILI-01	[orlinger]	F	тc	PRE	[4:0]		PPRE2[2:0]			PPRE1[2:0]		Res.	Res.	F	IPRI	E[3:0)]	to-Lis/Ms	[n:t]ewe	CU211-01	[0:1] MC
0x0C	RCC_ CIR	Res.	Res.	Res.	Res.	Res.	Rcs.	Res.	Rcs.	CSSC	Res.	PLL12SRDYC	PLLRDYC	HSERDYC	HSIRDYC	LSERDYC	LSIRDYC	Res.	Res.	PLL12SRDYIE	PLLRDYIE	HSERDYIE	HSIRDYIE	LSERDYIE	LSIRDYIE	CSSF	Res.	PLL12SRDYF	PLLRDYF	HSERDYF	HSIRDYF	LSERDYF	1 SIDIVE
0x10	RCC_ AHB1RSTR	Res.	Rcs.	Res.	Res.	Res.	Rcs.	Res.	Rcs.	Res.	DMA2RST	DMAIRST	Rcs.	Res.	Rcs.	Res.	Res.	Res.	Res.	Res.	CRCRST	Res.	Res.	Rcs.	Res.	GPIOHRST	GPIOGRST	GPIOFRST	GPIOERST	GPIODRST	GPIOCRST	GPIOBRST	CDIO A DET

 31
 30
 29
 28
 27
 26
 25
 24
 22
 21
 20
 16
 15
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 3
 2
 1

 MC021(19)
 MC02 PRE2(3)
 MC011 PRE2(3)
 Res.
 MR08(24)
 SW1(3)
 SW1(3)

 m
 rw
 rw

#define LL_RCC_SYS_CLKSOURCE HSI
#define LL_RCC_SYS_CLKSOURCE HSE
#define LL_RCC_SYS_CLKSOURCE PLL
#if defined(RCC_PLLR_SYSCLK_SOUPDR
#define LL_RCC_SYS_CLKSOURCE_PLLR

But what is the

enumeration name?

Set and cleared by software. Clock source selection may generate gliches on MCO2. It is highly recommended to configure these bits only after reset before enabling the external oscillators and the PLLs. 00: System clock (SYSCLK) selected #define 10: HL2S cock selected #define 10: HL2 sock selected #define 11: PLL clock selected #define #define 11: PLL clock selected #dif define #define #define

Set by hardware to force the HSI selection when leaving the Stop or Standby mode or in case of future of the HSI selection when leaving the Stop or Standby mode or in (0) HSI exitator selected as system clock

Set and cleared by software to select the system clock source

HSE oscillator selected as system clock PLL selected as system clock We also find the register layout information again for each peripheral. Note that the text is rotated only by CSS, so the table data is still easily accessible in HTML.

And I can even convert the invisible table of the bit field and their enumerations description as a HTML table.

###

And indeed this is accurate, the PLLR does not exist for this device, so the guard in the CubeHAL header is actually correct.

###

Unfortunately we have the enumeration value and description, but not a name. That would need to be generated from the description and that not always easy to do automatically.

PDF to HTML conversion Open-sourced at <u>data.modm.io</u>

Bits 31:30 MCO2[1:0]: Microcontroller clock output 2

Bits 1:0 SW[1:0]: System clock switch

6.3.3 RCC clock configuration register (RCC_CFGR


Access: 0 ≤ wait state ≤ 2, word, half-word and byte access 1 or 2 wait states inserted only if the access occurs during a clock source switcl

Address offset: 0x08 Reset value: 0x0000 0000

- Manually written Python3 code based on pypdfium2.
- ~157k PDF pages in 65mins on a MacBook Air M2 => ~25ms per page!
- Works on all PDFs from STMicro: also sensors, not just STM32!
- Most valuable data is inside tables, but table processing is hard and fuzzy.
- Not easily portable to other vendor data sheets due to content segmentation!
- · Figures and images are ignored, math formulas are not recognized.

I'm very happy with this pipeline. It's written in Python3 using native bindings for pdfium (PDF renderer in Chrome). It's entirely deterministic, so the translated HTML is byte reproducible. It's also very fast with 25ms per page. All STMicro PDFs are supported, including sensors.

Some compromises: it's not easily portable to other vendors, since the format recognition is hardcoded. I'm only interested in tables and text, so figures are completely ignore (should be converted to SVG) and math formulas are turned into garbage.



Even though it's deterministic and reproducible, some formatting mistakes are not easy to fix.

A classic is missing border cells in tables.

We could try to infer cells from whitespace analysis between text, but it's fairly unreliable for such issues.

I just apply a git patch to the HTML, which works because the HTML is so reproducible.

Interpreting Datasheet Tables Substitution hell to fix typos in PDFs

package = package.replace("UFBGA/TFBGA64", "UFBGA64/TFBGA64")

- package = package.replace('UOBW, IDWOH, 'ODWOH/IDBONH, 'TSSOP') package = package.replace('UEBG100', 'UEBGA100').replace('ISSOP', 'TSSOP') package = package.replace('UEBG100', 'UEBGA100').replace('UESP201', 'WLCSP20')
- package = package.replace("UFQFPN48E", "UFQFPN48+E").replace("UFQFN", "UFQFPN") package = package.replace("LQFP48 SMPS
UFQFPN48 SMPS", "LQFP48/UFQFPN48+SMPS")
- package = package.replace("LQFP
br=64", "LQFP64").replace("LQFP
br=748", "LQFP48")
package = package.replace("UGPFker>32", "UFQFP32").replace("UFQFPker>48", "UFQFP148")
package = package.replace("UFQFFker>52", "UFQFP32").replace("UFQFPker>48", "UFQFP148")
package = package.replace("UFQFFker>52", "UFQFP148")


But, still interpreting the HTML tables was actually way more annoying that converting the PDF.

You can to clean the data, because of many typos and random line breaks. Here I'm using text substitution.

And then I decided to use Regex to fix many patterns in the register definitions.

Interpreting Datasheet Tables Substitution hell to fix typos in PDFs, now with more RegEx

patterns = { r" +": "", r".*?\(([A-Z]+|DMA2D)\).*?": r"\1", r"Reserved|Port|Power|Registers|Reset|\(.*?\)|_REG": "" r(\d)/ISS(d': r'\1", r'/ISS[CAMMessageRAM[Cortex-M4]ISS\dext|^GPV\$": "", r'(\d)/ISS(d': r'\1", r'/ISS[CAMMessageRAM[Cortex-M4]ISS\dext|^GPV\$": "", r'Ethernet': "ETH", r'Flash": "FLASH", r''(1).*ETHERNET.*": "ETH", r''(?)FIREval[": "FW", r''HOMIT-I': "", 'SPDIF-RX", "SPDIF-RX", r''SPI2S2": "SPI2", "Tamper": "TAMP", "TT-FDCAN": "FDCAN", r"USBOTG([FH])5": r"USB_OTG_\15", "LCD_TFT": "LTDC", "DSIHOST": "DSI", "TIMER": "TIM", r"^VREF\$": "VREFBUF", "DelayBlock": "DLYB", "I/O": "M", "I/O": "", "DAC1/2": "DAC12", r"[a-z]": ""



And this then got a little out of hand for the bit field enumerations. I do not recommend using regex for this, there needs to be a better way.

Evaluation of Data Sources Actual Science! OMG

Extracted 4 datasets with increasing complexity for ~2700 STM32 devices:

Nor

- 1. Interrupt vector table: PDF vs CMSIS Header
- 2. Package and pinout: PDF vs CubeMX Database

3. Pin functions: PDF vs CubeMX Database

4. MMIO register map and descriptions: PDF vs SVD vs Header


Compare PDF against machine-readable sources: Headers, SVD, CubeMX

Ok, but enough regexing around. Let's do some actual science! We want to find out how accurate our data import pipelines actually are. So we're going to compare the machine-readable data against the PDF data. We evaluated in detail four data sets for this.


We fixed obvious spelling mistakes, but only as long as the fix is unambigious.

Position	Priority	Type of priority	Acronym	Description	Address
-	-	-	-	Reserved	0x0000 0000
-	-3	Fixed	Reset	Reset	0x0000 0004
	-2	Fixed	NMI	Non maskable interrupt. The RCC clock security system (CSS) and the RAM parity check are linked to the NMI vector.	0x0000 0008
-	-1	Fixed	HardFault	All classes of fault	0x0000 000C
-	3	Settable	SVCall	System service call via SWI instruction	0x0000 002C
-	5	Settable	PendSV	Pendable request for system service	0x0000 0038
-	6	Settable	SysTick	System tick timer	0x0000 003C
0	7	Settable	WWDG	Window watchdog interrupt	0x0000 0040
1	8	Settable	PVD_VDDIO2	PVD and V _{DDIO2} supply comparator intercent (combined EXTI lines 16 and 31) 98.8% r	natch (N= ⁻
2	9	Settable	RTC	RTC interrupts (combined EXTI lines 17, 10 and 20)	


This is fairly easy: it's the interrupt vector table for STM32 microcontrollers. Quite good.



The package pinout was extremely accurate. This is just the pin position and name on the package.



The signals are a bit more interesting, this is our first 2D data structure. We looked at over a million signals in our dataset, didn't find any issues with our PDF-to-HTML pipeline, but many issues in the CubeMX database, as well as formatting issues in the PDF. Still very accurate.



And finally we compared the register maps reconstructed form the CMSIS Header, vs the CMSIS-SVD vs the PDF.


And this was the most interesting part, because it shows that STMicro has three slightly different datasets for their hardware.

As a proxy for completeness we can look at the size of the register map. How many bytes are occupied by the registers.

You can see that the register map reconstructed from the reference manual is very accurate.

BUT the device resolution is not great:

- the CMSIS headers create 183 register maps,
- The CMSIS-SVD files only 100 register maps, and
- The PDFs only 53 register maps.




Here is the conflict rate in more detail. We can see that the complex families like F7, H7 and L4 have the most conflicts overall.

Since we have three differing data sources, we can do majority voting and see how many differing registers we can fix.

It works well for simple families, and improves the matching data quite a bit, but we can also see that the combination of CMSIS header and CMSIS-SVD is the least successful in majority voting.

This is very weird since the CMSIS header files are supposed to be generated from the CMSIS SVD files.

Results Overview It's almost great!



STMicro maintains three slightly different datasets for register maps???

Dataset	Sources	Method of Comparison	Result	N
Device Identifier		Datasheet ⊇ CubeMX	93.2 %	3024
Package	OD OC	Datasheet = CubeMX	99.68 %	2819
Pinout	③ Datasheet vs. ⑦ CubeMX	Matching pin name at package position	99.88 %	247756
Pin Function		Matching index for function name at pin	96.2 %	1107035
Interrupt Vector Table	3 Reference Manual vs. 5 Header	Matching vector name at table position	98.8 %	190109
Peripheral			96.4 %	42752
Register	(4) Reference Manual vs.	Matching peripheral, register, or bit field name	97.7 %	891044
Bit Field	(5) Header vs. (6) SVD	at byte or bit address after majority voting	95.9 %	3425903
All Datasets	All Sources	Weighted average over all data points	96.5 %	5910442

-

kùzu

Overall, the machine-readable data is very accurate with 96.5% match at 5.9 million data points.


As a result, I would not use the PDF or the CMSIS-SVD files as primary data sources unless necessary.

Extract as much as possible from the CubeMX database and CMSIS headers instead.

So the question is how to we make this data accessible?

We have a highly heterogeneous dataset, which includes clock graphs, so why not use a graph database?

The graph database then also acts as the interface to the external world.



Knowledge Graph as Interface Kuzu Embedded Database

data.modm.io : Data Interface

- · Perfect for heterogeneous dataset like hardware description.
- Implements Cypher Query Language for many languages.
- Serialization into sorted plaintext allows trivial archiving.
- Simple to install and use: pip install kuzu

kuzu> MATCH (:Package)-[po:hasPin]->(pi:Pin)-[af:hasAlternateFunction]->(s:Signal)<--(pe:Peripheral RETURN pi.name. po.position. pe.name. s.name. af.index:




I chose Kuzu, which is a small and fast embedded graph database that implements the Cypher language.


It's easy to install and use and comes with many language bindings: C/C++, Rust, Python, Web Assembly.

You can see a part of the schema on the right and a cypher query at the bottom showing alternate functions.


The query returns a table which you can then use to generate code.



There a browser based explorer tool including graph visualization. Here you can see the package node, surrounded by all the pins and their corresponding signals. This is a bit chaotic




We can also query only a part of the graph, like specific relations. Here we query all relations between peripherals and signals.



But there are also many other things you can do with this code. For example REGEX your alternate functions!

This is a smol TUI tool based on the CubeMX database, here showing all the pins that have an ADC input signal.



%*if regs.set("RCC", "APB\d?ENR\d?", "SYSCFG.*?EN|AFIOEN"

%% if regs.set("RCC", "A[HP]B\d?ENR\d?", "(?:PWR|BKP)EN")

RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; RCC->APB1ENR |= RCC_APB1ENR_PWREN; __DSB();

Why not simply™

regex your register map?

{{regs.result}} & endif

Sendi1

20 endif

// Enable power to backup
{{regs.result}} ();

%% if regs.set("PWR", ".*?", "DBP")

// - Enable - access · to · backup · domain
{{regs.result}}
pdif

PWR->CR |= PWR CR DBP:

This also works for BGA pins, here searching for all pins with I2C data and clock signals.

This is very useful to quickly find alternate functions, since the CubeMX gui is not great for searching like this.

I apologize to your eyeballs. This is code from modm.

modm uses Python Jinja templates to generate startup code, where we need to enable the clock to the system config and power peripherals.

And it's very annoying since the bit is in different registers depending on the family.

###

So instead, why not just regex the register?

###

This abomination actually works really well...

There are many more use cases that I didn't go into.

A nice one would be to create a simpler CubeMX application as a HTML page, something that can configure and generate code for other HALs.

You can apply a SAT solver to the database of course to solve design

constraints and help with parts selection.

You can now diff PDFs via the HTML version.

And you can generate much more accurate SVD files than the official ones. If you think your AI model can do better, I've basically built you a benchmark. BEWARE.

More Use Cases Everything is a Query when all you have is Data

Memory Map Shenanigans

// Enable SYSCFG
wit arget family in ["c@", "g@"]
RCC-APERM2]= RCC_APERM2_SYSCFGBN; __DSB();
RCC-APERM2_SYSCFGBN; __DSB();
RCC-APERMA_I= RCC_APERME_NSYSCFGCOMPEN; __DSB();
we dif arget family = "fl"
RCC-APERMENTER = RCC_APERDM_AFICEN; __DSB();
RCC-APERMENTER = RCC_APERDM_SYSCFGBN; __DSB();
RCC-APERMENTER = RCC_APERMENTER = RCC_APERMENTER

"115"

RCC->APB3ENR |= RCC_APB3ENR_SYSCFGEN; __DSB();

RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; __DSB();

% elif target.family == "uS" RCC->AHB3ENR |= RCC_AHB3ENR_PWREN; ___DSB();

// Enable power to backup domain
% if target.family == "f1"
RCC-APBIENR = RCC_APBIENR_PMREN | RCC_APBIENR_BKPEN: __DSB();
RCC-APBIENR = RCC_APBIENR_PMREN; __DSB();
RCC-APBIENR = RCC_APBIENR_PMREN; __DSB();
% elif target.family in ["CG", "g0", "u0"]
RCC-APBIENR | = RC_APBIENR_PMREN; __DSB();
% RCC-APBIENR | = RCC_APBIENR_PMREN; __DSB();
% RCC-APBIENR_PMREN; __RCAPBIENR_PMREN; __DSB();
% RCAPBIENR_PMREN; __RCAPBIENR_PMREN; __DSB();
% RCAPBIENR_PMREN; __DSB

🕫 elif target.family

-endif

· Modularize and generator your own HAL much easier.

- · HTML version of pinout and clock configurator. No more CubeMX.
- · Optimizing constraint solver for pinout and clock limitations
- Diffing HTML versions of Datasheets and Reference Manuals.
- Much more accurate CMSIS-SVD files from the CMSIS Header + PDF.
- Testing AI models against PDF-to-HTML-to-Knowledge-Graph pipeline.

Conclusion and Future Work

- STMicro publishes several machine-readable data sources on GitHub!
- Parsing machine-readable data sources is easy and very accurate.
- Parsing PDF/HTML is difficult due to typos and formatting mistakes.
- modm-data: PDF2HTML works well, rest is "academic" code quality.
- Knowledge Graphs are a good database for heterogenerous data sets.
- Documentation and discoverability of Knowledge Graph Ontology is difficult.

There's a lot of machine-readable data on GitHub, it needs to be put in a good database. Knowledge graphs are still pretty niche.

Parsing PDFs is hard because of humans, rather than accessing the PDF. Some fuzzy matching required.

The PDF2HTML pipeline works really well in modm-data, the rest needs to be rewritten.

If you want to know more details, including citations, check out master thesis and my peer-reviewed paper.

All the code is public and somewhat documented.

Do you have Questions?

Questions? Niklas Hauser likes data science. Homepage: salkinium.com @salkinium@chaos.social Fediverse: github.com/salkinium Code: salkinium.com/master.pdf Thesis: salkinium.com/hp23.pdf Paper: (peer-reviewed!) data.modm.io GitHub: github.com/modm-io/modm-data

Data Mining Hardware Descriptions